Asee peer logo

Integration of VHDL Simulations and Written Reflections to Improve Student Understanding of Sequential Logic Circuits

Download Paper |

Conference

2023 ASEE Annual Conference & Exposition

Location

Baltimore , Maryland

Publication Date

June 25, 2023

Start Date

June 25, 2023

End Date

June 28, 2023

Conference Session

Digital Circuits, Architecture, Embedded Systems

Tagged Division

Electrical and Computer Engineering Division (ECE)

Page Count

6

DOI

10.18260/1-2--43809

Permanent URL

https://peer.asee.org/43809

Download Count

149

Request a correction

Paper Authors

author page

Ben Arie Tanay Purdue Engineering Education

biography

Renee M. Clark University of Pittsburgh

visit author page

Renee Clark serves as the Director of Assessment for the Swanson School of Engineering at the University of Pittsburgh. She received her PhD from the Department of Industrial Engineering, where she also completed her post-doctoral studies. Her research has primarily focused on the application of data analysis techniques to engineering education research studies as well as industrial accidents. She has over 20 years of experience in various engineering, IT, and data analysis positions within academia and industry, including ten years of manufacturing experience at Delphi Automotive.

visit author page

author page

Gaoxiang Zhou

biography

Samuel J. Dickerson University of Pittsburgh Orcid 16x16 orcid.org/0000-0003-2281-5115

visit author page

Dr. Samuel Dickerson is an associate professor at the University of Pittsburgh Swanson School of Engineering. His general research interests are in the areas of electronics, circuits and embedded systems. He specializes in the deisgn of multi-physics cyber-physical systems. Dr. Dickerson has also made several contributions to engineering education research. He currently investigates the use of reflection in engineering classrooms.

visit author page

Download Paper |

Abstract

Reflection is known to be a valuable tool that can enhance student learning. Although the benefits of self-reflection are well-known, it is under-utilized in engineering education. Thus, there is a growing body of research on how to promote and deploy reflective activities in the engineering classroom.

One recent development is the integration of computer-aided simulation tools and written reflections. Computer-aided simulation tools provide students with the ability to predict the behaviors of complex systems without having to concern themselves with every single detail of the problem at hand. Thus, in problem-solving scenarios where complex math and extended analyses are often required, students can rapidly explore alternative designs and evaluate the results of parameter changes with minimal effort. This tool can lower the barrier for reflection, as students can be encouraged to reflect on easily generated simulation results. This technique was initially developed in the context of a sophomore-level electrical engineering course on microelectronics and shown to be an effective technique to drive metacognitive thinking.

While simulation-guided reflections were originally developed for improving student understanding of nonlinear, analog circuit devices (e.g. transistors), it was later extended to the domain of digital logic circuits. Digital logic circuits can be modeled using Hardware Description Languages and logic simulators. Therefore, a similar feedback loop involving problem solving, simulation, reflection, re-analysis, can be deployed in digital circuits courses.

In this work, simulation-guided written reflections are used to enhance student understanding of sequential logic circuits. Sequential logic circuits are challenging for students to understand as they not only require knowledge circuit operation, but also how the state history of these circuits evolve over time. In this study, students are given an examination and then asked to critically evaluate their responses using just a logic simulator, without knowledge of their actual performance on the exam. Students are then asked to write reflections on the experience.

The impact of this reflection process on student learning and behaviors is assessed using a variety of measures. In addition to student surveys, written reflections are content-analyzed, categorized for breadth and depth and results are compared to similar attempts. Furthermore, student performance on exams is looked at to see what effects simulation-based reflections have on student understanding of sequential logic circuits. Finally, lessons learned, and instructor recommendations are provided.

Tanay, B. A., & Clark, R. M., & Zhou, G., & Dickerson, S. J. (2023, June), Integration of VHDL Simulations and Written Reflections to Improve Student Understanding of Sequential Logic Circuits Paper presented at 2023 ASEE Annual Conference & Exposition, Baltimore , Maryland. 10.18260/1-2--43809

ASEE holds the copyright on this document. It may be read by the public free of charge. Authors may archive their work on personal websites or in institutional repositories with the following citation: © 2023 American Society for Engineering Education. Other scholars may excerpt or quote from these materials with the same citation. When excerpting or quoting from Conference Proceedings, authors should, in addition to noting the ASEE copyright, list all the original authors and their institutions and name the host city of the conference. - Last updated April 1, 2015