Teaching Digital Logic Design Using CAD Tools in a Teaching-Oriented University

Guoping Wang

Department of Engineering, Indiana University Purdue University Fort Wayne

Abstract

Digital Logic System Design is a very important course in electrical and computer engineering programs. Current teaching methods propose the integration of Hardware Description Language (Verilog or VHDL). This paper describes the author's experience in integrating Xilinx ISE tools and FPGA/CPLD logic devices into the teaching of digital logic system in a teaching-oriented university. The author's experience indicates that integrating CAD and FPGA/CPLD instead of the early introduction of HDL can better facilitate the learning of digital system design.

Index term: -- Engineering courses, logic design, digital system design, VHDL

Introduction

Digital hardware plays a dominant role in many electrical and computer engineering products today. The introductory course Digital System Design is a core requirement course for electrical and computer engineering students. Integrating HDL (Hardware Description Language), such as Verilog or VHDL into the teaching of logic system design has been proposed in the past ¹⁻⁵. However, in the early introduction of HDL, the instructor has to focus on explaining the important differences between HDL and other computer programming languages that students are familiar with. Students may focus upon the complex features of HDL instead of the fundamentals and principles of logic systems. If HDL is introduced at the same time as the logic system, then it is a big distraction from the teaching of these fundamental principles and practices of digital logic systems. These basic principles include Boolean algebra, Karnaugh maps, synchronous and asynchronous sequential circuits, to name a few. Because the schematic concepts and the digital logic blocks are the blueprints of digital logic systems, thus it is very necessary to help students learn the basic principles first instead of jumping to VHDL directly. While it is agreed that students must learn about these digital logic functions and their implementations, whether to introduce HDL language too early into the teaching of digital system designs remains a controversy. The author's experience at IPFW (Indiana University Purdue University - Fort Wayne) shows that the schematic design using CAD tools and FPGA/CPLD implementation in the lab sessions rather than HDL can be introduced to students early on to facilitate their learning of digital logic systems.

IPFW is a regional teaching university that serves northeast Indiana. It is affiliated with both Indiana University and Purdue University. Most students are non-traditional students from

Fort Wayne area and they have work or family commitments outside their academic studies. These unique learner characteristics are important considerations during the design and delivery of course content.

ECE 270 – Introduction to Digital System Design is a core course offered every semester. This course extends over fourteen weeks with three hours of lectures per week and twelve laboratory sessions. Topics include combinational circuits (such as decoder, encoder, arithmetic functions, multiplexers) and sequential circuits (such as latches, flip-flops, counter, shift registers and sequential state machines). The main purposes of this course are (1) to teach students the basic concepts and functional blocks in digital logic design and (2) to illustrate the design and implementation procedure of digital logic systems (3) to troubleshoot and debug the digital logic systems from hands-on lab exercises. Extensive examples are introduced throughout this course. The different radix representations are introduced first, followed by CMOS logic gates, static and dynamic characteristics, Boolean algebra, Karnaugh maps, combinational circuit analysis and practices, sequential circuit analysis and practices, with sequential state machines introduced in the end. The textbook "Digital Design: Principles and Practices" ⁶ is adopted since there are lots of examples inside this book. It has a good supporting website for both students and the instructor⁷.

The lab exercises are based on five experiments using bread-board, seven lab sessions using design in Xilinx ISE schematic capture, Modelsim simulation and XSA-100 FPGA/CPLD boards. From the exercises on bread-board, students learn the debugging and troubleshooting techniques in the implementation and verification of logic systems. In the schematic design, simulation and verification using CAD and FPGA/CPLD boards, students focus on the learning of logic block functions and the design of a moderately complex digital system using these digital logic blocks.

VHDL Teaching Experience in IPFW

ECE 357 – Introduction to VHDL is a 3xx level course intended for ECE junior students at IPFW. The main component of this course is the design of digital system using VHDL. Topics covered include VHDL concurrent and sequential statements, signals and variables, state machine design, VHDL synthesis, simulation. Students had the opportunity to do hands-on projects on FPGA/CPLD boards. Because hardware description language is very different from traditional software programming languages like C, Matlab, the instructor found that a comprehensive understanding of digital logic system principles would help students much better in this course. For example, nearly two lecture sessions were spent to explain the difference between signals and variables. The instructor also spent two lectures to explain the concurrent and sequential statements and the corresponding digital logic circuits. Students also find it very confusing to design the sequential logic circuits with different control signals such as Clock enable, Set/Reset, Load, Output Enable, etc. Without prior knowledge of digital systems, it would be very difficult to learn VHDL. If VHDL is introduced at the same time as the digital logic systems, only 3 credit hours would not be enough to cover everything in sufficient detail. In the author's experience, at least 4 or 5 lecture credit hours would be required if both VHDL and digital system design were covered in the teaching. The author would suggest that VHDL be introduced as a separate course at junior level after the introduction of digital system design.

CAD Entry Tools Selection

Among digital system design CAD tools, Altera MAX and Xilinx ISE tools are the two popular ones. Both of them have University Programs. The author chose Xilinx ISE for the following considerations.

- 1) Xilinx is the leading developer of FPGA/CPLD. After they become familiar with the Xilinx design tools, students can use Xilinx FPGA/CPLD in their work after graduation without spending too much time learning to use these tools in their future work.
- 2) Xilinx has an excellent university program supporting web site. This site includes lots of laboratory exercises, student projects collections and links as teaching resources.
- 3) An excellent step-by-step tutorial plus FAQs are available as Xilinx on-line documents⁸. Extensive collections of FPGA/CPLD application notes are also available on the Xilinx web site.
- In the CPLD library of Xilinx ISE 5.2, there are lots of 74xx symbols ⁹. The library includes the popular logic blocks such as 74x138, 74x139, 74x151, 74x163, etc. In the lab sessions, students can do the design and implementation using these traditional 74xx IC chips.
- 5) The license for the logic simulator ModelSim XE starter is free and the XE starter simulator meets the design size for our lab sessions. The testbench waveform tool is easy to learn and can be used in the test and verification of the digital logic systems in the lab sessions.

All the factors mentioned above play a big part in using Xilinx ISE over Alter Max. The last two factors in particular are the decisive factors.

Lab Design Environment

Introduction to Digital System Design and its laboratory sessions introduce students to the concepts, practices, implementation and verification of digital logic systems. It prepares the students for the on-going digital logic system course, ECE 357 - Intro to VHDL. Xilinx ISE 5.2 version is used in the laboratory exercises, which includes a schematic capture tool (see Figure 1), and Modelsim XE simulator (see Figure 2). Each chapter begins with logic design principles and design examples, followed by a laboratory session where students can build and test the logic circuits.

Xilinx ISE Logic Library

Xilinx maintains software libraries with thousands of functional design elements (primitives and macros) for different device architectures. The catalog of design elements is known as the Unified Libraries. Elements in these libraries are common to all Xilinx device architectures. The primitive and macro logic elements are available in the Unified Libraries for the Xilinx FPGA and CPLD devices. Common logic functions can be implemented with these

Xilinx EC5 - [TWO_CPL]		- 8 ×
Hie Edit View Add Tools	i windowi Heipi Randa no no 1000 1100 and 1000 and 1000 1100 1100 1100 1100 1100 1100 11	- 51 2
	© \$ \ O \ L A L ♀ A ✔ ★ ▲ 魚 意	
Options Symbols		
Select Options		
on a branch C Select the entire branch		
C Select the line segment		
When you move an object Keep the connections	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
to other objects C Break the connections to other objects	→	
When you use the area select tool, select the chicate that		
Are enclosed by the area Intersect the area		
When you use the area select tool, select C Objects		
excluding	TWO_CPL	_
teady	[1257,1016]	spartan?
🛪 Start 🛛 📶 🛋 😭 🏠 🖄	? — — = = = = = = = = = = = = = = = = =	10:58

Figure 1. Xilinx ISE Schematic Capture

ModelSim XE II/Starter 5.7g - Custom Xilinx Version	signals
File Edit View Compile Simulate Tools Window Help	File Edit View Add Tools Window
	B→F d 1100100000 ▲ F sign 1 B→F exp 110
Instance Design Unit Design L Perf Icl ut fport_b.fport_b.fport_bf. ut fport/bf.port_bf.port_bf. at d.jogic_unit. atd.jogic_u Package Work?: Model Technology ModelSim XE II vcom 5.	uy∋ ay nican i i i o
studbulk_ann * studbulk_ann = facksaget 76 Compiler 2003 10 0ct 13 2003 memeric, std numeric, std Package studbojc_1164 std_logic Package standard standard Package standard standard Package	
# - Compiling architecture behavioral of (povt # Model Technology ModelSim KE II voom 5. 7g Compiler 2003.10 Oct 13 2003 # - Loading package ad Jogic, 1164	
Library sim Files # - Coading package numeric_std # - Compiling entity fpcvt_tb_fpcvt_vhd_tb	
Now: 1 us Delta: D sim:/focvt th focvt who th	sim/frout th front who th
The second secon	anniherr_p_berr_ing_p
Ele Edit View Window] wwwdefault File Edit View Insert Format Tools Window
Structure Image: Structure File Edit View Window Image: Structure	I wave-defaultX File Edit View Insert Format Tools Window (→ CIII → X De Mont And I) X Te → FIN Truli @ O Mont Truli & Te I
File Edit Verw	Image: Second state
Image: Standard Standa	Image: Second state in the se
Tell Edit Wew Window	Image: Second
Image: Second	Image: Second
Image: Structure Image: Structure File: Edit View Window Image: Structure Image: Struct	Image: Second
File Edt View Window Image: Set View Window Image: Set View Window Image: Set View United	Image: Second
File Edt View Window Image: Set User Window	Image: Second
File Edt View Window Image: Set Usew Window Image: Set Usew United Set Use Se	Image: Second
File Edt View Window Image: b_port_vind_b	Image: Second
The Edk Wew Window Image: State of the	Image: state in the
Image: Second	Image: Second

Figure 2. ModelSim XE Logic Simulator

elements. More complex functions can be built by combining macros and primitives. Several hundred design elements (primitives and macros) are available across multiple device architectures, providing a common base for programmable logic designs. These logic function blocks can be used for schematic design and HDL design.

The following lists are the available functional blocks:

- 1) Arithmetic functions
- 2) Buffers
- 3) Comparators
- 4) Counters
- 5) Decoders
- 6) Flip-flops
- 7) Latches
- 8) Logic gates
- 9) Memory elements
- 10) Multipliers
- 11) Shifters and shift registers

In Xilinx ISE 5.2 CPLD libraries, lots of 74xx functional blocks are also available for the design and implementations of digital logic systems. These 74xx blocks include basic combinational and sequential ones such as 74x138, 74x139, 74x148, 74x151, 74x153, 74x283, 74x74, 74x163, 74x299, etc. The logic functions of these 74xx series are first introduced in the textbook and in the lecture. Students can then use these 74xx symbols in the lab sessions to get further practice.

Laboratory Exercises and Projects

Laboratory exercises are an important part in the teaching of ECE 270. The objectives of the lab sessions are:

- . to help students understand the concepts and principles of the lecture materials
- . to give students hands-on experiences with the process of design, implementation, testing and verification of logic systems
- . to expose students to the modern CAD design tools for digital system design
- . to allow students to learn the debugging and troubleshooting techniques in the design and verification procedures for the digital systems

The first five lab exercises were done on the bread-boards using small-scale integration chips (SSI) that contain only a few logic gates. Students were exposed to the design, verification, debugging and trouble-shooting of the digital logic systems in these lab sessions. Basic electronic equipments such as oscilloscope, digital multi-meters, power supply are used in the first five lab sessions. Students enjoyed these as much as they did the subsequent lab sessions, which involved CAD tools and FPGA/CPLD board verification.

These five lab sessions taught students the basic debugging philosophy described in the following:

- 1. Work backwards when debugging your circuit
- 2. Identify the problem, and begin your debugging at the immediate source of the problem.
- 3. First check the wiring for the IC that produces that output.
- 4. Use the oscilloscope, digital multi-meter for the troubleshooting.

The techniques and experiences gained from the course will assist students in their future projects such as PCB design, FPGA/CPLD implementation and verification.

The remaining seven lab sessions introduce digital logic blocks using Xilinx ISE tools, such as decoder, encoder, multiplexer, flip-flop, latch, counter, shift register, and sequential state machine. In these lab sessions, students focused on the logic functions and design principles instead of the troubleshooting procedures. The total twelve lab sessions expose the students to a range of design experiences, tool functions and debugging techniques. These typically include the schematics, simulation waveform plots, verification and testing, and a brief lab report.

The following is an outline of the twelve lab sessions:

Lab 1: Introduction to digital devices. The main objective of this lab is to introduce students to simple digital devices and their operations. They also learn the procedure of building simple digital circuits using a digital design kit. In addition, students learned to read the data sheets of digital ICs. This lab helps the students to get first hand experience with good practices of design and debugging.

Lab 2: CMOS Dynamic Parameters. The main objective of this lab is to measure the dynamic electric characteristics of CMOS logic gates, such as falling time, rising time and propagation delays. Students learn how to use functional generator, oscillator and digital multi-meter for design and testing.

Lab 3: Implementation of Logic Functions. Students learn how to realize a simple logic function using 74-series components.

Lab 4: Investigation of Timing Hazards. Students learn what causes timing hazards in combinational logic circuits, how hazards due to single input changes can be eliminated, and what happens if more than one input is allowed to change simultaneously.

Lab 5: Design of Office Alarm System: In this lab, students learn how to design and solve a problem in real world, about problem specifications, design, testing and debugging. A simple office alarm system is realized on the breadboard using 74 series logic gates.

Lab 6: Introduction to Xilinx ISE: The main objective of this laboratory is to teach students the basic of Xilinx ISE tools: design entry, testbench waveform generation and simulation. The hierarchical design concept using Xilinx ISE is introduced.

Lab 7: Seven-Segment BCD Decoder: This lab lets students become familiar with the logic function of BCD seven-segment decoder. The truth table is derived and the logic functions are realized using ISE schematic tools. The function is simulated in ModelSim simulator and downloaded, verified on XSA-100 FPGA/CPLD board.

Lab 8: Combinational Logic Blocks: The main objective of this lab is to let students understand and assimilate the knowledge they learn in the lecture about the basic combinational logic blocks, such as decoder, encoder, multiplexer and the logic block expansions. Students will design a 8-to-1 multiplexer using small size multiplexers. Then a logic function (even number detector) is realized using the multiplexer.

Lab 9: Latches and Flip-Flops: In this lab, Students become familiar with the basic operations and functions of SR latch, D latch and D flip-flop. The structure, property and principles of these basic sequential circuits are investigated.

Lab 10: Design of Finite State Machine: In this lab session, students learn how to design a sequential state machine — a binary/Gray Up/Down counter. Students need to follow the sequential logic system procedures to derive the state diagram, state table and logic functions.

This counter is realized using D flip-flops. The functionality is simulated on Modelsim and verified on FPGA/CPLD board. This lab also helps students learn the differences between Mealy and Moore state machines.

Lab 11: Counters: Students become further familiar with sequential circuit simulation and analysis: binary counters. This lab also helps students learn the differences between asynchronous and synchronous logic systems.

Lab 12: Shift registers: In this lab, students build a shift register from flip-flops and learn how to build it via hierarchy. It helps them know the principles of loadable, resettable shift registers and further expose the students to the hierarchical design concept.

Laboratory Experience

Typically two-phrased lab sessions were employed in this course. There were five lab sessions on bread-boarding initially and later seven lab experiments using CAD tools and FPGA/CPLD boards. The first five lab sessions expose students to the basic design and testing procedure of digital systems. These lab sessions also help students learn some troubleshooting techniques. The following seven lab sessions help them to focus on the principles of the digital systems instead of the debugging and wiring. In the first five lab sessions, students spent a significant amount of time on the debugging and troubleshooting. This two-phase lab practice helps students to learn both the hands-on troubleshooting techniques and basic principles of digital systems. Using VHDL in the teaching students can get confused with its usage because the instructor has to focus on the features of VHDL language. In contrast, the author's approach better helps the students to learn and understand the principles and practices of digital logic systems.

Conclusion

Teaching digital systems with bread-board and Xilinx schematic CAD tools and FPGA/CPLD board represents an integrated approach to introducing digital system principles, processes and implementation. It is more effective in the teaching of digital logic systems than the integration using VHDL. This is accomplished by introducing digital design principles, bread-board debugging techniques, design and simulation using CAD tools and verifications on FPGA/CPLD boards. In general, student feedback to this course was very positive. The overall evaluations of this course were 3.50/4.0 (fall 2003) and 3.75/4.0 (spring 2004). The author also suggests that VHDL be introduced at junior level after the digital system design is finished. From these teaching experiences in IPFW, the author concludes that integrating CAD and FPGA/CPLD instead of the early introduction of HDL can better help students to learn the digital logic systems in a teaching-oriented university.

References

- [1] S. Areibi, "A first course in digital design using VHDL and programmable logic," in *Proceedings Frontiers in Education Conference*, 2001, vol. 1, pp. 119-123.
- [2] K. C. Chang, "Including HDL and synthesis in the EE and CSE digital design curriculum," in *Proceedings* of the IEEE International Conference on Microelectronic Systems Education, MSE, 1997, pp. 125-126.

- [3] M. E. Parten, "Teaching digital design with HDL," in ASEE Annual Conference Proceedings, 1997, 7.
- [4] J. Pedraza-Chavez, D. Baez-Lopez, and J. M. Ramirez, "Use of VHDL as a tool for the teaching of digital systems," in *ASEE Annual Conference Proceedings*, 1995, vol. 2, pp. 2800-2802.
- [5] C. H. Roth, "Teaching digital system design using VHDL," in *Proceedings Frontiers in Education Conference*, 1994, pp. 102-105.
- [6] J. Wakerly, *Digital Design: Principles and Practices*, Prentice Hall, Upper Saddle River, New Jersey, 2001.
- [7] *"Digital Design: Principles and Practices"* supporting web site, http://www.ddpp.com
- [8] Xilinx University Program, step by step tutorial, <u>http://www.msu.edu/tutorials.htm</u>
- [9] Xilinx Library Guide <u>http://toolbox.xilinx.com/docsan/xilinx6/books/data/docs/lib/lib0001_1.html</u>

BIOGRAPHICAL INFORMATION

GUOPING WANG is currently Assistant Professor in the Department of Engineering, Indiana University Purdue University Fort Wayne. He obtained his B.S., M.S., and Ph.D from Tsinghua University, Nanjing University and the University of Oklahoma respectively in 1988, 1991 and 2003. He teaches courses in digital system design, VLSI Design Lab, and computer architecture.